

1 Introduction

The aXiom AX54A-3D is a Capacitive Multi-touch controller with the very highest performance, for use in demanding applications across markets such as Automotive, Industrial, White Goods and Medical.

In addition to supporting state-of-the-art Capacitive Touch Sensing, the device also features integrated pressScreen force sensing and Haptic feedback output event triggers, to allow creation of rich user interfaces. Use of these features allows the device to sense not only conventional contact type touches, but also to detect the force applied to the touch sensor cover lens.

The high performance acquisition engine enables the touchscreen controller to sense regular contacts and gloves, as well as detecting pre-contact proximity and hover finger targets above the touchscreen surface. Additionally, the same sensing performance allows designers to use thick plastic front lenses, curved or non-uniform thickness lenses and even to sense through a small air gap. Industry leading water rejection and wet finger tracking is also included.




Figure 1-1: aXiom 3D Sensing Capabilities

Combined with the ability to output region based Haptic feedback commands to a 3rd party driver, the device becomes the central controller for a holistic user interface system, implementing 3D proximity, 3D hover, 3D overlays/lenses, touch, press and haptic feedback.

A WindowsTM based software package, TouchHub, is provided with the AX54A-3D to ease design and tuning tasks. This allows the designer to input simplified design choices and enables TouchHub to automatically create optimized tuning configurations. Additionally, a digitizer driver is available for Linux.

Features at a glance

Capacitive Multi-touch controller

- Ultra high SNR: >80dB.
- Supports up to 54 touch sensing channels.
- Flexible channel routing allows arbitrary touch sensor aspect ratios.
- Supports non-rectangular sensors.
- Concurrently supports 2D (xy), 1D (slider) and 0D (button) sensors.
- Touch sensing through very thick plastic lenses and/or air gaps.
- Supports non-uniform lens thickness.
- Supports both 3D proximity and 3D hover sensing.
- Supports up to 2 Dial On Display mechanical rotors.
- All touches reported at a frame rate of up to 250Hz¹.
- Glove support without switching modes.
- Water suppression and wet finger tracking.
- Low emissions, low drive amplitude, high immunity to conducted interference.
- Host connection using SPI or I²C slave with interrupt or LIN.
- 3V3 and 1V8 supply, no high voltage generators needed.
- Independent I/O voltage supporting 1.8V to 3.3V host signaling.
- Optional external synchronization with display drivers for highest SNR.

pressScreen Force controller

- Supports up to 4 press sensing channels.
- Can detect displacement of cover lens <10um.
- Supports multi-press.
- Force measured concurrently with touch.

Haptic Trigger

- User definable region based haptics.
- Configurable hot-spot maps and actions.
- Trigger uses master I²C or GPIO output to 3rd party driver chip.

General

- Register based tuning with non-volatile configuration storage.
- Field upgradable firmware.
- Sophisticated Built-In-Self-Test routines and diagnostics.
- Automotive AEC-Q100 grade 2 qualified².
- -40^oC to +105^oC ambient operating temperature.
- Available in QFN88 package with side wettable flanks
- TouchHub evaluation and support software for design and tuning.

Doc: TNxD00366 Pg: 1 of 52 Rev: B3

¹Subject to configuration.

²Pending



2 Ordering Information

Device	Package	Order Code	Shipping	FW Revision
AX54A-3D QFN88 Engineering Samples	QFN88 10x10x0.9x0.4 Side Wettable Flanks	Contact TouchNetix for availability	168 devices per tray	
AX54A-3D QFN88 Industrial	QFN88 10x10x0.9x0.4 Side Wettable Flanks	Contact TouchNetix for availability	168 devices per tray	
AX54A-3D QFN88 Automotive	QFN88 10x10x0.9x0.4 Side Wettable Flanks	Contact TouchNetix for availability	168 devices per tray	



Contents

1	Introduction	ı
2	Ordering Information	2
3	Device Pinout 3.1 Pin Map 3.1.1 QFN88 3.2 Pin Table 3.2.1 QFN88	6 7
4	Pin Descriptions 4.1 A010, B010, C015, D015 4.2 VDDA 4.3 VDDI 4.4 GND 4.5 SLVnIRQ / LINen 4.6 SLVSDA / SCK / RX 4.7 SLVSCL / nSS / TX 4.8 SLVI2CADDRSEL / MOSI 4.9 nSLVI2C / MISO 4.10 MSTCOMMS0 4.11 MSTCOMMS1 4.12 MSTCOMMS2 4.13 MSTCOMMS3 4.14 GPIO02 4.15 DNC	10 10 10 10 11 11 11 11 11 11
	4.16 nRESET 4.17 VDDC 4.18 AUX03 4.19 SHIELDAUX 4.20 SHIELD2DCTS	12 12 12 12 12 13
	 6.2 Touch Sensing 6.2.1 2D (xy) Sensing 6.2.2 1D (slider) and 0D (button) Sensing 6.3 Variable Thickness Lenses 6.4 Dial On Display 6.5 Force Sensing (Press Sense) 6.6 Pre-contact Sensing (3D Prox and Hover) 6.7 EMC Features 6.8 Water Suppression 6.9 Sensor Compatibility 6.10 Sensor Protection 	17 20 22 23 24 26 27 29 31
7	Host Interfaces 7.1 Available Interfaces 7.2 Mode Selection 7.3 Slave I ² C Mode 7.3.1 Slave Address Selection 7.3.2 Connections 7.3.3 I ² C Protocol 7.4 Slave SPI Mode 7.4.1 Device Selection 7.4.2 Connections 7.4.3 SPI Protocol	32 33 33 33 34 34 34





7.5 Slave LIN Mode	
8 Haptics	35
9 Programming Model	36
10.1 Absolute Maximum Ratings 10.2 Operational Ratings 10.2.1 Operating Conditions 10.2.2 Power Requirements 10.2.3 Power Sequencing 10.2.4 Startup Time 10.2.5 Reduced Power Mode 10.2.6 CMOS I/O Characteristics 10.2.7 Slave I ² C Characteristics 10.2.8 Slave SPI Characteristics 10.2.9 Master I ² C Characteristics 10.2.10 Capacitance Ranges and Drive Limits 10.2.11 Non-volatile Memory Characteristics 10.2.12 Device BIST Capabilities 10.2.13 Sensor BIST Capabilities 10.2.14 2D CTS Diagonal Size Range Guide	38 38 38 38 40 41 42 43 44 45 46 46
Appendix A Package Drawings A.1 QFN88-10100904	
Appendix B References	50
Appendix C Legal Copyright and Disclaimer	51
Appendix D Document History	52



List of Figures

1-1 aXiom 3D Sensing Capabilities	1
3.1.1-1 QFN88 Device Pinout (top view)	
5-1 Reference Schematic (QFN88)	
6.1-1 Acquisition Engine Frame Structure	
6.1-2 Simplified System Architecture	
6.1-3 Simplified Sensing Architecture	
6.2.1-1 Channel Naming Convention	
6.2.1-2 Traditional vs. aXiom Channel Allocation	
6.2.2-1 Region Types	
6.3-1 Example of a Flat Sensor and Variable Thickness Lens	
6.5-1 Single Press Sensing Connection, Non-segmented CDS	
6.5-2 Four Press Sensing Connections, Quadrant-segmented CDS	25
6.6-1 Sensing a Target Before Contact With The CTS	26
6.7-1 Example Common Mode Noise From "Other" Equipment	
6.8-1 Different Behaviors With Abs-cap and Trans-cap Measurements With Wate	rand Touch 20
7.2-1 Communication Mode Selection	32
7.3.2-1 Slave I ² C Connections	
7.4.2-1 Slave SPI Connections	
7.5.1-1 Slave LIN Connections	
8-1 Master I ² C Connections to 3 rd Party Device(s)	
10.2.7-1 Typical I ² C Transaction and Parameters	
10.2.8-1 Typical SPI Transaction and Parameters	
10.2.14-1 2D CTS Diagonal Size Range Guide	
A.1-1 QFN88 10x10x0.9x0.4 Package Drawing	
A.1.1-1 C-shaped power routing, balanced amongst all VDDA pins. Using AX198	
guidance can be applied to this device	
A.1.1-2 Note the use of the widest possible tracking and multiple vias for all VD	
AX1.142 Note the use of the widest possible fracking and triample vias for all VD AX198A as reference, guidance can be applied to this device	
AX170A as reference, galadince can be applied to this device	47
List of Tables	
3.2.1-1 QFN88 Pin Table	8
3.2.1-2 Pin Classes	
7.3.1-1 Slave I ² C Address Selection	
10.1-1 Absolute Maximum Ratings	
10.2.1-1 Operating Conditions	
10.2.2-1 Power Requirements	
10.2.6-1 CMOS I/O Characteristics	
10.2.7-1 Timings	
· · · · · · · · · · · · · · · · · · ·	
10.2.8-1 Timings	
10.2.10-1 Capacitance Ranges and Drive Littils	
10.2.11-1 Non-volatile Memory Characteristics	
TO.Z. IT-I INOTI-VOIGITE INTERFLORY CHARACTERISTICS	45



3 Device Pinout

- 3.1 Pin Map
- 3.1.1 QFN88




Figure 3.1.1-1: QFN88 Device Pinout (top view)

Doc: TNxD00366 Pg: 6 of 52 Rev: B3



3.2 Pin Table

3.2.1 QFN88

1	es	Not	If not required	Function	Domain	Class	Name	Pin Number
3			Connect to SHIELD2DCTS	Sense pin	VDDA	AIO	A0	1
4 8 1 AIO VODA Series pin Connect to SHIELDZOCTS			Connect to SHIELD2DCTS	Sense pin		AIO	B0	
S								
6								
7								
B								
9								
10								
11								
13				·				
14			Connect to SHIELD2DCTS	Sense pin	VDDA	AIO	B5	12
15			Connect to SHIELD2DCTS	Sense pin	VDDA	AIO	A6	13
16				Sense pin				
17								
18				·				
19								
90								
21								
22 810				·				
23								
25			Not applicable			PWR	VDDA	23
26			Connect to SHIELD2DCTS	Sense pin	VDDA	AIO	C8	24
27								
28 C10 AIO VDDA Sense pin Connect to SHIELDZDCTS 29 D10 AIO VDDA Sense pin Connect to SHIELDZDCTS 30 C111 AIO VDDA Sense pin Connect to SHIELDZDCTS 31 D11 AIO VDDA Sense pin Connect to SHIELDZDCTS 32 C12 AIO VDDA Sense pin Connect to SHIELDZDCTS 33 D12 AIO VDDA Sense pin Connect to SHIELDZDCTS 34 C13 AIO VDDA Sense pin Connect to SHIELDZDCTS 35 D13 AIO VDDA Sense pin Connect to SHIELDZDCTS 36 C14 AIO VDDA Sense pin Connect to SHIELDZDCTS 36 C14 AIO VDDA Sense pin Connect to SHIELDZDCTS 37 D14 AIO VDDA Sense pin Connect to SHIELDZDCTS 38 C15 AIO VDDA Sense pin Connect to SHIELDZDCTS 39 D15 AIO VDDA Sense pin Connect to SHIELDZDCTS 39 D15 AIO VDDA Sense pin Connect to SHIELDZDCTS 40 VDDA Sense pin Connect to SHIELDZDCTS 40 VDDA Sense pin Connect to SHIELDZDCTS 41 VDDA Sense pin Connect to SHIELDZDCTS 42 GND PWR Analogue supply Not applicable 43 SLVSCA / RX ODWPU //O Supply Analogue supply Not applicable 44 SLVSDA / SCK / RX ODWPU // Nivpu								
29 D10 AIO VDDA Sense pin Connect to SHIELD2DCTS 30 C11 AIO VDDA Sense pin Connect to SHIELD2DCTS 31 D11 AIO VDDA Sense pin Connect to SHIELD2DCTS 32 C12 AIO VDDA Sense pin Connect to SHIELD2DCTS 33 D12 AIO VDDA Sense pin Connect to SHIELD2DCTS 34 C13 AIO VDDA Sense pin Connect to SHIELD2DCTS 35 D13 AIO VDDA Sense pin Connect to SHIELD2DCTS 36 C14 AIO VDDA Sense pin Connect to SHIELD2DCTS 36 C14 AIO VDDA Sense pin Connect to SHIELD2DCTS 37 D14 AIO VDDA Sense pin Connect to SHIELD2DCTS 38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA Sense pin Connect to SHIELD2DCTS 41 VDDI PWR Analogue supply I/O supply Not applicable 42 GND PWR Supply and signal reference 43 SLVnIRQ / LINen OD / O VDDI Slave i PC and con SPI SCK OR LIN Tax. 45 SLVSCL / nSS / TX Change to Not applicable 45 SLVSCL / nSS / TX Change to Not applicable 46 SLVIZCADDRSEL / MOSI IMpu VDDI Slave i PC address select OR SPI NS OR LIN Tax. 46 SLVIZCADDRSEL / MOSI IMpu VDDI Slave i PC address select OR SPI NS OR LIN TX. 46 SLVIZCADDRSEL / MOSI IMpu VDDI Slave i PC address select OR SPI NS OR LIN TX. 47 SLVSCL / nSS / TX Change to Not applicable Requires additional pull up if using i PC mode. Controls address. In SPI mode be MOSI input from host.								
30 C11 AIO VDDA Sense pin Connect to SHIELD2DCTS 31 D11 AIO VDDA Sense pin Connect to SHIELD2DCTS 32 C12 AIO VDDA Sense pin Connect to SHIELD2DCTS 33 D12 AIO VDDA Sense pin Connect to SHIELD2DCTS 34 C13 AIO VDDA Sense pin Connect to SHIELD2DCTS 35 D13 AIO VDDA Sense pin Connect to SHIELD2DCTS 36 D13 AIO VDDA Sense pin Connect to SHIELD2DCTS 36 C14 AIO VDDA Sense pin Connect to SHIELD2DCTS 37 D14 AIO VDDA Sense pin Connect to SHIELD2DCTS 38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA Sense pin Connect to SHIELD2DCTS 41 VDDI PWR Analogue supply Not applicable 41 VDDI PWR I/O supply Not applicable 42 GND PWR Supply and signal reference Slave report ready interrupt OR LIN transceiver enable. 43 SLVSCA / SCK / RX ODwpu / I/Wpu /								
SILVSCL / nSS / TX								
32 C12 AIO VDDA Sense pin Connect to SHIELD2DCTS 33 D12 AIO VDDA Sense pin Connect to SHIELD2DCTS 34 C13 AIO VDDA Sense pin Connect to SHIELD2DCTS 35 D13 AIO VDDA Sense pin Connect to SHIELD2DCTS 36 C14 AIO VDDA Sense pin Connect to SHIELD2DCTS 37 D14 AIO VDDA Sense pin Connect to SHIELD2DCTS 38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA Sense pin Connect to SHIELD2DCTS 41 VDDI PWR Analogue supply Not applicable 42 GND PWR Supply and signal reference 43 SLYNIRQ / LINen OD / O VDDI Slave report ready interrupt OR LIN transceiver enable. 44 SLVSDA / SCK / RX ODwpu / / O (may change to luxpu during startup) 45 SLVSCL / nSS / TX Change to luxpu during startup) 46 SLVIZCADDRSEL / MOSI Wpu VDDI Slave I ² C clack OR SPI nSS OR LIN TX. 46 SLVIZCADDRSEL / MOSI Wpu VDDI Slave I ² C caddress select OR SPI MOSI. 47 Not applicable In I ² C mode, controls address. In SPI mode be MOSI input from host.				-				
33 D12 AIO VDDA Sense pin Connect to SHIELD2DCTS 34 C13 AIO VDDA Sense pin Connect to SHIELD2DCTS 35 D13 AIO VDDA Sense pin Connect to SHIELD2DCTS 36 C14 AIO VDDA Sense pin Connect to SHIELD2DCTS 36 C14 AIO VDDA Sense pin Connect to SHIELD2DCTS 37 D14 AIO VDDA Sense pin Connect to SHIELD2DCTS 38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA PWR Analogue supply Not applicable 41 VDDI PWR Supply and signal reference 42 GND PWR Supply and signal reference 43 SLVnIRQ / LINen OD / O VDDI Slave report ready interrupt OR LIN transceiver enable. 44 SLVSDA / SCK / RX ODWPU / O (may change to lwpu) / O (may change to								
34 C13 AIO VDDA Sense pin Connect to SHIELD2DCTS 35 D13 AIO VDDA Sense pin Connect to SHIELD2DCTS 36 C14 AIO VDDA Sense pin Connect to SHIELD2DCTS 37 D14 AIO VDDA Sense pin Connect to SHIELD2DCTS 38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA Sense pin Connect to SHIELD2DCTS 41 VDDA Sense pin Connect to SHIELD2DCTS 41 VDDA Sense pin Connect to SHIELD2DCTS 42 GND PWR Analogue supply Not applicable 43 SLVnIRQ / LINen OD / O VDDI Slave PWR 44 SLVSDA / SCK / RX ODWpu / O CR LIN Transceiver enable. 44 SLVSDA / SCK / RX ODWpu / O CR LIN RX. 45 SLVSCL / nSS / TX Change to lwpu during startup) 46 SLV12CADDRSEL / MOSI Iwpu VDDI Slave PC clock OR SPI nSS OR LIN TX. 46 SLV12CADDRSEL / MOSI Iwpu VDDI Slave PC clock OR SPI nSS OR LIN TX. Sense pin Connect to SHIELD2DCTS Connect to SHI				-				
36 C14 AIO VDDA Sense pin Connect to SHIELD2DCTS 37 D14 AIO VDDA Sense pin Connect to SHIELD2DCTS 38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA PWR Connect to SHIELD2DCTS 41 VDDI PWR Analogue supply Not applicable 42 GND PWR Supply and signal reference 43 SLVnIRQ / LINen OD / O VDDI Slave report ready interrupt OR LIN Rosciever enable. 44 SLVSDA / SCK / RX ODWPU / Nupu ODWPU / OR LIN RX. 45 SLVSCL / nSS / TX SLVSCL								
37 D14 AIO VDDA Sense pin Connect to SHIELD2DCTS 38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA PWR Analogue supply Not applicable 41 VDDI PWR I/O supply Not applicable 42 GND PWR Supply and signal reference 43 SLVnIRQ / LINen OD / O VDDI Slave 2C data OR SPI SCK OR LIN RX.			Connect to SHIELD2DCTS	Sense pin	VDDA	AIO	D13	35
38 C15 AIO VDDA Sense pin Connect to SHIELD2DCTS 39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA PWR Analogue supply Not applicable 41 VDD1 PWR I/O supply Not applicable 42 GND PWR Supply and signal reference 43 SLVnIRQ / LINen OD / O VDDI Slave report ready interrupt OR LIM transceiver enable. OR LIM transceiver enable. 44 SLVSDA / SCK / RX ODwpu / Nwpu / OW Not applicable 45 SLVSCL / nSS / TX Change to liw pud during startup) 46 SLV12CADDRSEL / MOSI Iwpu VDDI Slave I ² C address select OR SPI NSS OR LIM TX. Slave I ² C address select OR SPI nSS OR LIM TX. Slave I ² C address select OR SPI nSS Not applicable Requires additional pull up if using I ² C mode. MoSi input from host.			Connect to SHIELD2DCTS	Sense pin	VDDA	AIO	C14	36
39 D15 AIO VDDA Sense pin Connect to SHIELD2DCTS 40 VDDA PWR Analogue supply Not applicable 41 VDDI PWR I/O supply Not applicable 42 GND PWR Supply and signal reference 43 SLVnIRQ / LINen OD / O VDDI Slave report ready interrupt 64 SLVSDA / SCK / RX ODWPU / I wpu 70 ODWPU / O (may change to lwpu) / O (may change to lwpu								
40 VDDA PWR Analogue supply Not applicable 41 VDDI PWR I/O supply Not applicable 42 GND PWR 43 SLVnIRQ / LINen OD / O VDDI Slave PC data OR SPI SCK OR LIN RX. 44 SLVSDA / SCK / RX ODwpu / O (may change to lawpu during startup) 45 SLVSCL / nSS / TX Change to lawpu during startup) 46 SLV12CADDRSEL / MOSI Iwpu VDDI Slave PC address select OR SPI MOSI. 47 Not applicable Not applicable Requires additional pull up if used Optionally ser fransceiver enable output. 48 Not applicable Requires additional pull up if using PC may change to lawpu during startup) 49 Not applicable Requires additional pull up if using PC may change to lawpu during startup) 40 Not applicable Requires additional pull up if using PC may change to lawpu during startup) 44 Not applicable Requires additional pull up if using PC may change to lawpu during startup) 45 Not applicable Requires additional pull up if using PC may change to lawpu during startup)				·				
41 VDDI PWR Supply and signal reference Not applicable 42 GND PWR 43 SLVnIRQ / LINen OD / O VDDI Slave iPoor tready interrupt OR LIN transceiver enable. 44 SLVSDA / SCK / RX ODwpu / Own (may change to lump during startup) 45 SLVSCL / nSS / TX Change to lump during startup) 46 SLV12CADDRSEL / MOSI lwpu VDDI Slave iPoor tready interrupt OR LIN RX. Not applicable Not applicable Requires additional pull up if using iPoor may change to lump during startup) Slave iPoor clock OR SPI nSS OR LIN TX.					VDDA			
42 GND PWR 43 SLVnIRQ / LINen OD / O VDDI Slave I ² C clack OR SPI NS OR LIN TX. 44 SLVSDA / SCK / RX ODwpu / Nepu ODwpu / O CRID NS / TX 45 SLVSCL / nSS / TX 46 SLV12CADDRSEL / MOSI Iwpu VDDI Slave I ² C address select OR SPI MOSI. 47 SUVSDA / SCK / RX ODwpu / O CRID RX. Supply and signal reference Not applicable Leave no connect Requires additional pull up if used Optionally ser transceiver enable output. Slave I ² C data OR SPI SCK Not applicable Requires additional pull up if using I ² C may change to Iwpu during startup) Slave I ² C clock OR SPI nSS OR LIN TX. Not applicable Requires additional pull up if using I ² C may change to Iwpu during startup) Slave I ² C address select OR SPI nSS Not applicable In I ² C mode, controls address. In SPI mode be MOSI input from host.								
43 SLVnIRQ / LINen OD / O VDDI Slave report ready interrupt OR LIN transceiver enable. 44 SLVSDA / SCK / RX ODwpu / Npu ODwpu / O (may change to tholy uduring startup) 45 SLVSCL / nSS / TX SLVSCL / nSS / TX OR LIN TX. 46 SLV12CADDRSEL / MOSI Iwpu VDDI Slave I ² C address select OR SPI MOSI. WPU VDDI Slave I ² C address select OR SPI MOSI. Slave I ² C address select OR SPI MOSI. Slave I ² C address select OR SPI MOSI. Not applicable Requires additional pull up if using I ² C mode of the pull of the								
43 SLYSIA / SCK / RX ODWpu / Impu VDDI Slave 2°C data OR SPI SCK OR LIN RX. 44 SLVSDA / SCK / RX ODWpu / Impu VDDI Slave 2°C data OR SPI SCK OR LIN RX. 45 SLYSCL / nSS / TX Change to lwpu during startup) 46 SLYIZCADDRSEL / MOSI Iwpu VDDI Slave 2°C address select OR SPI MOSI. Not applicable Requires additional pull up if using 2°C mode select OR SPI mode be MOSI input from host.	used Optionally serves as LIN	Requires additional pull up if u						
45 SLVSCL / nSS / TX ODWpu during startup) 46 SLV12CADDRSEL / MOSI Iwpu VDDI Slave I ² C address select OR SPI MOSI. Not applicable In I ² C mode, controls address. In SPI mode be MOSI input from host.			Leave no connect		VDDI	OD/O	SLVnIRQ / LINen	43
45 SLVSCL / nSS / TX Change to lwpu during startup) 46 SLV12CADDRSEL / MOSI lwpu VDDI Slave I ² C address select OR SPI MOSI. Wpu VDDI Slave I ² C address select OR SPI MOSI. Not applicable Requires additional pull up if using I ² C mode. Controls address. In SPI mode be MOSI input from host.	Lun if using I ² C mode	Doguiros additional pul	Not applicable		VDDI		SIVSDA / SCV / DV	44
45 SLVSCL / nSS / TX (may change to lwpu during startup) 46 SLV12CADDRSEL / MOSI lwpu VDDI Slave I ² C address select OR SPI nSS OR LIN TX. Slave I ² C address select OR Not applicable Requires additional pull up if using I ² C made of the startup of the select OR SPI MOSI. Not applicable In I ² C mode, controls address. In SPI mode be MOSI input from host.	up ii usiiigi Ciliode.	requires additional pai	1401 applicable	OR LIN RX.	VDDI		DEVODATA GOILA IOL	
45 SLVSCL / nSS / TX (may change to lwpu during startup) 46 SLV12CADDRSEL / MOSI wpu VDDI Slave ² C clock OR SPI nSS OR LIN TX. Not applicable Requires additional pull up if using ² C made Not applicable Requires additional pull up if using ² C made Not applicable In ² C mode, controls address. In SPI mode be MOSI input from host.								
46 SLVI2CADDRSEL / MOSI wpu VDDI Slave	_			011200-11				
46 SLVI2CADDRSEL / MOSI lwpu VDDI Slave I ² C address select OR Not applicable In I ² C mode, controls address. In SPI mode be MOSI input from host.	up if using I ² C mode.	Requires additional pul	Not applicable	OB LIN TX	VDDI		SLVSCL / nSS / TX	45
startup) 46 SLVI2CADDRSEL / MOSI Iwpu VDDI Slave I ² C address select OR SPI MOSI. Not applicable In I ² C mode, controls address. In SPI mode be MOSI input from host.				OK EIN 174				
46 SLVI2CADDRSEL / MOSI Iwpu VDDI Slave I ² C address select OR Not applicable In I ² C mode, controls address. In SPI mode be SPI MOSI.								
SPI MOSI. MOSI input from nost.	ess. In SPI mode becomes	In I ² C mode, controls addr	Not applicable	Slave I ² C address select OR	VDDI		SIVIOCADDOSEL / MOSI	16
	from host.	MOSI input	Norapplicable	SPI MOSI.	VDDI	Iwpu	SEVIZCADDRSEE / IVIOSI	40
lwpu								
(may change VDD) Slave I ² C mode OR SPI Not applicable Sampled at reset; if low selects I ² C mode, if high	cts I ² C mode if high selects	Sampled at reset: if low selec		Slave I ² C mode OR SPI				
47 nSLVI2C / MISO Change VDDI sidve F - Initiate or it shifts. Not applicable Shiftipled and becomes MISO output to h			Not applicable		VDDI		nSLVI2C / MISO	4/
during								
startup)								
48 MSTCOMMS0 O / 1 / ODwpu VDDI Master Comms port Leave no connect			Leave no connect	Master Comms port	VDDI		MSTCOMMS0	48
0.117			Logue no comment	Master Comment	VDDI		NACTOON AN ACT	40
49 MASICOMMAT ODwpu VDDI Masier Continus port Leave no continect			Leave no connect	iviasiei Comms pori	VDDI	ODwpu	INISTCOININIST	49
50 MSTCOMMS2 O/1/ VDDI Master Comms port Leave no connect			Leave no connect	Master Comms port	VDDI	0/1/	MSTCOMMS2	50
51 MSTCOMMS3 O / I VDDI Master Comms port Leave no connect								
51 MSICOMINSS 0/1 VUDI MOSTER Commissport Leave no connect 52 GPI00 IOwpu VDDI General purpose I/O Leave no connect								
53 VDDI PWR I/O supply Not applicable					V D D I			
54 GPIO1 IOwpu VDDI General purpose I/O Leave no connect Optionally serves as HSYNC input.	as HSYNC input.	Optionally serves			VDDI			
55 GPIO2 IOwpu VDDI General purpose I/O Leave no connect Optionally serves as VSYNC/EXTSYNC inp				1 1				
56 GND PWR Supply and signal reference Not applicable			Not applicable			PWR		
57 GND PWR Supply and signal reference Not applicable			Not applicable			PWR		
58 DNC Do not connect								
59 GND PWR Supply and signal reference Not applicable								
60 GND PWR Supply and signal reference Not applicable	a conscitor to CND for the	Many so on the gratation and t	Not applicable	Supply and signal reference		PWR	GND	60
61 nRESET lwpu VDDI Hardware reset Not applicable May require additional bypass capacitor to GN EMC.			Not applicable	Hardware reset	VDDI	lwpu	nRESET	61
62 VDDI PWR I/O supply Not applicable		LIVI	Not applicable	I/O supply		PWR	VDDI	62
63 VDDC PWR Core supply Output from internal LDO.	nternal LDO.	Output from i						
64 VDDA PWR Analogue supply Not applicable			Not applicable					
65 AUX0 AIO VDDA Auxiliarity sense pin Leave no connect Sense pin for pressSense.	pressSense.	Sense pin for	Leave no connect	Auxiliarly sense pin	VDDA	AIO	AUX0	65



Pin Number	Name	Class	Domain	Function	If not required	Notes
66	AUX1	AIO	VDDA	Auxiliarly sense pin	Leave no connect	Sense pin for pressSense.
67	AUX2	AIO	VDDA	Auxiliarly sense pin	Leave no connect	Sense pin for pressSense.
68	AUX3	AIO	VDDA	Auxiliarly sense pin	Leave no connect	Sense pin for pressSense.
69	SHIELDAUX	AO	VDDA	Auxiliarly shield pin	Leave no connect	Shield driver for AUX sense pins.
70	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
71	D7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
72	C7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
73	D6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
74	C6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
75	D5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
76	C5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
77	D4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
78	C4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
79	D3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
80	C3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
81	D2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
82	C2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
83	D1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
84	C1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
85	D0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
86	C0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
87	GND	PWR		Supply and signal reference	Not applicable	
88	VDDA	PWR		Analogue supply	Not applicable	

Table 3.2.1-1: QFN88 Pin Table



Class	Description			
PWR	Power pin			
Al	Analogue input			
AO	Analogue output			
AIO	Analogue IO			
I	CMOS input (no pull up)			
lwpu	CMOS input with weak pull up ³			
0	CMOS push-pull output			
ODwpu	CMOS Open drain with weak pull up ³			
OD	CMOS Open drain no pull up			
Ю	CMOS input/output			
lOwpu	CMOS input/output with weak pull up ³			

Table 3.2.1-2: Pin Classes

As a general convention, communication pin names are prefixed with "SLV" or "MST" to designate Slave or Master. Pin names with an "n" at the start of the function name designate an active-low signal e.g. MSTnIRQ is an active low interrupt from the Master. Also note that dual-mode pins are named (A) / (B), where (A) is the applicable name in the first mode and (B) in the second mode.

Doc: TNxD00366 Pg: 9 of 52 Rev: B3

³Pull up/down intended as level keeper only.



4 Pin Descriptions

4.1 A0..10, B0..10, C0..15, D0..15

These are the sense pins, connected to the 2D CTS electrodes. The exact pin to electrode mapping is defined using the TouchHub configuration tool. The routing and layout of the connections to these pins is very important for best performance and is described in a separate application note. See **Appendix B References**.

4.2 VDDA

The analogue sub-system's power supply connection, running at nominally 3.3V, connect all VDDA pins to 3.3V. The VDDA supply must be low noise and well regulated. Each VDDA pin must have a parallel 22uF and 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. An additional single bulk ceramic, tantalum or electrolytic capacitor of \geq 22uF is required on the VDDA supply. Under most conditions its is acceptable to share this supply with VDDI⁴.

These pins have special layout considerations. See **Appendix A.1.1 Layout and Routing Considerations** for VDDA tracks for further details.

4.3 VDDI

The I/O sub-system's power supply connection, running at nominally 1.8V to 3.3V. Connect all VDDI pins to this supply. The VDDI supply is used to define the interface logic level used to communicate with the host, so must be sufficiently well regulated to ensure reliable high speed comms. Each VDDI pin must have a 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. If the VDDA and VDDI supplies are separate, an additional single bulk ceramic, tantalum or electrolytic capacitor of ≥ 1 uF is required on the VDDI supply. Under most conditions it is OK to share this supply with VDDA, in which case route VDDI as a separate net and use a star point connection to VDDA to help to isolate noise on the two domains⁴. CMOS I/O pins should never exceed the limitations stated in Table 10.1-1 (Vpc and Vpa) during power up, operation or power down. See **Appendix A.1.1 Layout and Routing Considerations for VDDA tracks** for further details.

4.4 **GND**

The OV power supply connection. Connect all GND pins to OV.

4.5 SLVnIRQ / LINen

The device generates an interrupt whenever it has a report waiting to be read by the host. The slave interrupt pin asserts low in this case. It returns to a Hi-Z state when no reports are pending (but is weakly pulled up). The action of the host reading a report is to consume that report, and when all reports have been consumed the pin returns to Hi-Z (wpu). In order to affect an acceptably fast low-to-high transition in the presence of parasitic capacitance, an external pull up of 1K to 10K is required. The host device should use *level* triggering to sense the interrupt. Note the optional use as an enable for an external LIN transceiver when in LIN mode.

4.6 SLVSDA / SCK / RX

This pin serves different functions depending on the communication mode selected by the nSLVI2C pin:

Slave I 2 **C Mode**: The pin serves as the I 2 C Data pin to connect to the host. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

Slave SPI Mode: This pin becomes the SPI SCK (clock) input from the host. In this mode no additional pull-up resistor is required.

Slave LIN Mode: This pin becomes the LIN RX input from a LIN transceiver. In this mode no additional pull-up resistor is required.

Doc: TNxD00366 Pg: 10 of 52 Rev: B3

⁴Assuming the I/O level is 3.3V.



4.7 SLVSCL / nSS / TX

This pin serves different functions depending on the communication mode selected by the nSLVI2C pin:

Slave I 2 **C Mode**: This pin is the I 2 C Clock pin to connect to the host. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

Slave SPI Mode: This pin becomes the SPI active low Slave Select input from the host. In this mode no additional pull-up resistor is required.

Slave LIN Mode: This pin becomes the LIN TX output to a LIN transceiver. In this mode no additional pull-up resistor is required.

4.8 SLVI2CADDRSEL / MOSI

This pin serves different functions depending on the communication mode selected:

Refer to 7.2 for details of mode selections and how to connect this pin to an SPI interface.

4.9 nSLVI2C / MISO

This pin serves different functions depending on the communication mode selected:

Refer to 7.2 for details of mode selections and how to connect this pin to an SPI interface.

4.10 MSTCOMMS0

The device has a Master Communications port which can be controlled by a renderer in one of 3 modes: as a GPIO parallel output, as a master I²C interface or as a master SPI interface.

GPIO mode: this is the first output driver OUTA.

 I^2C mode: this is the Master I^2C Data pin MSTSDA. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

SPI mode: this is the MOSI output data pin MSTMOSI to the slave.

4.11 MSTCOMMS1

The device has a Master Communications port which can be controlled by a renderer in one of 3 modes: as a GPIO parallel output, as a master I^2C interface or as a master SPI interface.

GPIO mode: this is the second output driver OUTB.

 I^2C mode: this is the Master I^2C Clock pin MSTSCL. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

SPI mode: this is the SCK clock output pin MSTSCK to the slave.

4.12 MSTCOMMS2

The device has a Master Communications port which can be controlled by a renderer in one of 3 modes: as a GPIO parallel output, as a master I^2C interface or as a master SPI interface.

GPIO mode: this is the third output driver OUTC.

 I^2C mode: this is the active low interrupt pin MSTnIRQ. It has a weak internal pull up which may need to be supplemented depending on the nature of the driver connected to it. If the interrupt is shared between 2 or more devices, then each must be capable of indicating via I^2C commands whether it is actively asserting its interrupt or not.

SPI mode: this is the MISO input data pin MSTMISO from the slave.

4.13 MSTCOMMS3

The device has a Master Communications port which can be controlled by a renderer in one of 3 modes: as a GPIO parallel output, as a master I^2C interface or as a master SPI interface.

Doc: TNxD00366 Pg: 11 of 52 Rev: B3



GPIO mode: this is the forth output driver OUTD.

 I^2 C mode: not used.

SPI mode: this is the nSS active low slave select output pin MSTnSS to the slave.

4.14 GPIO0..2

General purpose I/O pins that can be configured and used by the host as required. Each one has an internal weak pull up included. Note the optional use of GPIO1 as an HSYNC input and GPIO2 as a VSYNC/EXTSYNC input (these optional selections are made via the device's configuration registers).

4.15 DNC

Do not connect. This pin has an internal connection to the device and must not be connected externally.

4.16 nRESET

This pin is the asynchronus master hardware reset. Asserted low it returns the device to its reset state. When high, the device operates as normal. The pin has a weak internal pull up which must be supplemented with a 1K to 5K pull up and optionally a 20 to 50nF ceramic bypass capacitor to GND⁵ (to offer the best fast-transient immunity in harsh EMI applications).

4.17 VDDC

The core sub-system's power supply output, driven by an internal LDO running at nominally 1.8V. If there is more than one VDDC pin then connect them all together to form a single net. Each VDDC pin must have a parallel 22uF and 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. No other connections to the VDDC net are permitted. See **Appendix A.1.1** Layout and Routing Considerations for VDDA tracks for further details.

4.18 AUX0..3

The auxiliary channels are used for pressSense. A single channel press system uses AUXO only. A multi-channel press system uses all four channels. The routing and layout of the connections to these pins is critical and is described in a separate application note. See **Appendix B References**. There is also the need for a calibration capacitor for each used channel, connected between AUXn and SHIELDAUX.

4.19 SHIELDAUX

The auxiliary sense pins must be routed using a shielding technique using a dummy electrode that is driven by this pin. This is described in a separate application note. See **Appendix B References**.

4.20 SHIELD2DCTS

The 2D CTS sense pins must be routed using a shielding technique using a dummy electrode that is driven by this pin. This is described in a separate application note. See **Appendix B References**. SHIELD2DCTS must be bypassed to GND near to the device, with a single 1nF 6V ceramic X5R (or tighter tolerance) capacitor.

Doc: TNxD00366 Pg: 12 of 52 Rev: B3

⁵Check the ability of the connected reset driver to support this capacitive load.

5 Reference Schematic




Figure 5-1: Reference Schematic (QFN88)



6 Sensing

6.1 Sensing Overview

The aXiom sensing architecture has been designed to measure capacitance, with a Signal-To-Noise ratio that goes far beyond existing solutions, whilst also being sympathetic to the diverse range of EMC and EMI challenges that are faced in real-world applications. Using a high purity narrow band drive waveform, with an amplitude of just 1.25V⁶, the controller not only has extremely low Radiated Emissions, but is also sympathetic to the long term sensor aging problem, that is seen when operating at elevated temperature and humidity. This little-documented aspect of touch sensors, can only be addressed by using low amplitude DC-neutral drive techniques, to radically slow-down the effects of electro-corrosion, electro-migration and e-field induced damage to various metals and some polymeric materials. To pass stringent EMC tests, in particular those dealing with injected currents (Conducted Immunity), many competing controllers resort to high sensor drive amplitudes to improve their overall SNR. While this may be successful in one regard, it seriously compromises both sensor lifetime and Radiated Emissions. Coupled with drive waveforms that are often square in nature (leading to complex harmonic content), it can be seen that a pure low amplitude drive signal is a major advantage in tough environments. To measure capacitance using small signals in the presence of large amounts external noise, requires that the sensing architecture and the analogue front end of the device, is carefully optimized to be able to recover the carrier, even when this is hundreds of times smaller than the interference; techniques that are well understood in modern radio systems but that are seldom used in touch sensing.

The device can be connected to a broad range of Capacitive Touch Sensor (CTS) styles, including both single and double connected versions of the well known *Diamond*, *Flooded* and *True Single Layer* types. To further extend the range of applications that are possible, the device treats its sensor pins as general resources and is able to use any pin as either drive or sense. This allows great flexibility in the aspect ratio of the CTS sensing area; the pool of sensor pins can be mapped to sensor electrodes in any ratio that is needed. This allows everything from long-thin touch areas to square touch areas to be created easily. The sensing architecture has more than enough dynamic range to handle the sensor measurement, in the presence of the diverse parasitics created by such extreme aspect ratios. This capability further extends to allowing direct support for truncated electrodes, often found in non-rectangular touch applications⁷.

The high SNR of the acquisition engine, allows a wide range of glove types and thicknesses to be used with the CTS. Alternatively, high quality multi-touch tracking through very thick plastic cover panels becomes possible; over 10mm of acrylic overlay can be used and can even have varying thickness, thanks to a novel compensation scheme that helps to unify the touch sensitivity across diverse thickness changes. Sensing through small air gaps also becomes viable⁸. Water suppression is built into the device's capability, allowing wet finger tracking and water rejection⁹.

Doc: TNxD00366 Pg: 14 of 52 Rev: B3

⁶2.5V pk-pk

 $^{^{7}}$ lmagine a circular sensor; the outer electrodes have almost no surface area compared to those in the middle.

⁸Subject to mechanical stability considerations.

⁹ Including saline solutions, blood etc with some sensing compromises.



The acquisition engine makes its measurements during a period called a Frame. Each frame is sub-divided into smaller time units called *Slots*. During a Frame, different measurement tasks (Slots) are scheduled. Typically, a Frame consists mainly of CTS and/or CDS Slots, simply because there are so many measurements to take. There are also typically, a small number of Slots used for housekeeping. To simplify things, TouchHub can automatically configure the Frame based on the system's requirements.




Figure 6.1-1: Acquisition Engine Frame Structure



The overall architecture of the AX54A-3D is shown below in simplified form.




Figure 6.1-2: Simplified System Architecture




Figure 6.1-3: Simplified Sensing Architecture

Doc: TNxD00366 Pg: 16 of 52 Rev: B3



6.2 Touch Sensing

6.2.1 2D (xy) Sensing

The AX54A-3D uses a *transverse capacitive* measurement technique ("trans-cap") to sense the capacitive coupling between pairs of electrodes. Traditionally, these would be called *transmitter* and *receiver* (or *drive* and *sense*) electrodes. The AX54A-3D sensing architecture is more flexible than existing devices, which makes it misleading to think of electrodes as having fixed transmit and receive functions. Rather, any electrode can be either function. Hence, we'll refer to them as either just electrodes or *sense pins* or even sometimes *channels*; the names are freely interchangeable.

The AX54A-3D has 54 sense pins. These can be wired to the electrodes of a 2D Capacitive Touch Sensor (2D CTS) in a very flexible way, enabling the creation of sensing areas with arbitrary aspect ratios. To simplify the design task, the supplied TouchHub2 software can take high-level design requirements, such as the number of electrodes in each axis of the CTS, and automatically decide which device pins to connect to which electrodes. For this reason, when you look in the Pin Description tables you will not see familiar names like "TXO" or "RX10". Instead, you will see pins with more generic names like "A0" and "D3". This way we reduce the risk of inferring the function of these pins. Likewise, we refer to the two axes as Rows and Columns rather than Tx and Rx.

The 2D CTS is typically formed of a grid of orthogonal electrodes. Where a Row and Column electrode intersect, a sensing node is formed. The capacitance of all nodes in the CTS are measured by the device once every *frame*¹⁰. When a user touches the CTS, the node capacitances change near to the touch position and cause what is referred to as a *touch delta*. It is this touch delta that the device senses and converts into accurate touch positions.




Figure 6.2.1-1: Channel Naming Convention

Doc: TNxD00366 Pg: 17 of 52 Rev: B3

¹⁰The measurement is conducted by the acquisition engine, which is instructed what to do by a configuration *profile* created by TouchHub2.






The AX54A-3D can measure up to 729 nodes; this means that configurations where (RXs \times TXs \leq 729) are supported. Some large, almost-square, designs may need to limit the number of RX and TX to stay within this limit. While any pin can be configured as either TX or RX, there are multiple factors which affect performance including how electrodes are assigned to pins. Therefore, it is necessary to use the TouchHub tool to determine the optimal connections to use for your sensor.

The AX54A-3D can report up to 10 concurrent touches, using advanced signal processing techniques to accurately resolve touch positions at up to 16 bits of resolution. To enhance the rate at which the host can read the status and position of these touches, all 10 touches are combined into a single compact report, reducing communication traffic and reducing the chance of the host missing important touch events.

Doc: TNxD00366 Pg: 18 of 52 Rev: B3








Figure 6.2.1-2: Traditional vs. aXiom Channel Allocation



6.2.2 1D (slider) and 0D (button) Sensing

As described above, the AX54A-3D has 54 channels. In many applications, some or all of these will be allocated to a 2D (xy) sensing grid of electrodes to resolve touch position above a display. However, the AX54A-3D has the ability to allocate arbitrary (albeit concurrent) ranges of channels, to be processed independently as though they were separate touch regions. A region can use any number of channels, from all available channels, which would of course result in a 2D region, right down to just one pair of channels¹¹ forming a 0D button. Up to 16 regions can be defined. Touch processing within regions works exactly like they are each a sub 2D touch area. This means that even a 0D button reports a touch event using the same reporting mechanism as a 2D region, sending its touch status and an xy position to the host. For a 0D region (1 x 1 channels), the xy position is fixed to report exactly mid-range (the host can hence ignore these coordinates). For a 1D region (1 x n channels), the xy position is fixed to mid-range in one axis and reports the touch position along the long axis.




Figure 6.2.2-1: Region Types

Doc: TNxD00366 Pg: 20 of 52 Rev: B3

¹¹The smallest arrangement to allow for a trans-cap measurement of a single node.



The channels of the AX54A-3D are all measured using the same settings as part of the overall measurement frame. The allocation of the channels into regions is a post-measurement activity and as such, means that the electrical characteristics and environments of the physical sensing regions must be similar. For example, defining a 2D region of electrodes over a display, so adding significant load capacitance, will possibly require us to lower the measurement gain. This will also cause the same gain to be used for the channels allocated to a 0D button, hence the physical sensitivity of that button needs to be compatible with that gain. Note that the AX54A-3D has the ability to individually scale every node independently and that can help in such situations; see **6.3 Variable Thickness Lenses** for more information.

Region 0 is special, in that it can process 3D sensing events such as proximity and hover and is intended to be used with a 2D sensor (but it is not required to). All regions are identical in all other respects. Region reporting is done in the lower 2 bits of each of the 16-bit X and Y coordinates per-touch. This yields a combined 4-bit number i.e. 16 regions in total, with the touch coordinate using the remaining upper 14-bits of X and Y. If regions are not used the host can, if it chooses, simply process the coordinates as full 16-bit unsigned numbers and just ignore the fact that the lower 2-bits of each coordinate, are actually region identifier bits 12. On the other hand, if regions are used, the host can still process the coordinates as 16-bit, but it can also isolate the combined 4-bit region identifier from X and Y, to tell which region a particular touch is in. This way the region reporting is conveniently embedded in with the normal report data.

Regions are also integrated with Haptic triggering, allowing different effects to be configured based on which region a touch is interacting with.

Doc: TNxD00366 Pg: 21 of 52 Rev: B3

¹²The lower 2-bits are insignificantly small in a touch system and can be safely ignored anyway.



6.3 Variable Thickness Lenses

The AX54A-3D's acquisition engine includes a facility to scale the measured 2D touch delta array on a node-by-node basis. The scaling factors for each node can be changed using TouchHub via a configuration file. For most touch controllers, scaling the measured deltas in this way would simply amplify the background noise, to a point where it would cause excessive touch position jitter and even false detections. However, because the SNR of the AX54A-3D is so much higher, this amplification becomes viable, allowing corrections to the apparent gain of each and every node on the 2DCTS.

This delta scaling, opens up interesting new possibilities to support cover lenses with widely varying thickness across their surface. The scaling allows both attenuation and amplification, giving an adjustment range of x16 between areas requiring the lowest and highest gains. Additionally, any node can be completely suppressed, allowing regions of the sensor to be disabled. The rear side of the lens can remain flat, or perhaps curved in just 1 direction, making production lamination far easier than some schemes, that try to in-mold laminate the touch sensor into complex uniform thickness lenses.



Figure 6.3-1: Example of a Flat Sensor and Variable Thickness Lens

Doc: TNxD00366 Pg: 22 of 52 Rev: B3



6.4 Dial On Display

The AX54A-3D has support for up to two Dial On Display mechanical rotors using its in-built rotational gesture engine, coupled with the ability to define special sensing regions within the main 2DCTS electrode grid. The device reports a relative angle (comparing to the initial detection point) from 0 to 359 degrees in steps of approximately one degree, and uses the same reporting mechanism as regular touches, hence making host support trivial. If desired, the special detection regions can be changed on-the-fly by the host, allowing Dials to be moved by the end user at run time ¹³.

For further details see TNxAN00054 aXiom Touch Controller Dial On Display.

Doc: TNxD00366 Pg: 23 of 52 Rev: B3

¹³The host needs to know where the Dial is, or at least when it has moved to one of a set of defined positions, and make appropriate configuration adjustments to the regions as required.



6.5 Force Sensing (Press Sense)

The AX54A-3D includes 4 AUX abs-cap channels, suitable for measuring the capacitive displacement sensor (CDS) used in press sensing systems (also known as force sensing). This style of sensor offers very high mechanical dynamic range, making it suitable for use in systems where alignment and stack tolerance would saturate other types of sensor. In order to harness this wide operating range, yet still measure the CDS with sufficient resolution¹⁴, the AX54A-3D uses up to 4 dedicated channels that are able to reduce the measurement burden caused by the large baseline capacitance of the CDS. Combined with the high SNR of the acquisition engine, press sensing systems can be designed that are virtually immune to wide manufacturing tolerances, yet can resolve displacements of microns.

Many press sensing systems require only a single channel to detect the overall displacement of a cover lens, relative to the system's chassis. This is a so-called *single press* system and is suitable for most applications; each touch contact is assigned the same pressure and hence, is suitable for User Interfaces where the predominant mode of operation *is single touch with pressure qualification*; multiple touch gestures are still supported but do not need any pressure element to function. On the other hand, using 4 channels allows the creation of a press sensing system that can approximate the pressure independently on 2 touches; a *multi-press* system. Mechanically, the setup is identical to a single-press system but the CDS is split into 4 quadrants, and each part is measured by one of the 4 AUX channels. When operating in this mode, the AX54A-3D can report an approximate press position i.e. the XY location where the center of pressure is calculated to be ¹⁵.




Figure 6.5-1: Single Press Sensing Connection, Non-segmented CDS

Doc: TNxD00366 Pg: 24 of 52 Rev: B3

¹⁴...to resolve displacements of just a few micro-meters.

 $^{^{15}}$ Channel matching becomes more critical in this case and requires more attention to tolerances and offsets.






Figure 6.5-2: Four Press Sensing Connections, Quadrant-segmented CDS

The acquisition engine can be programmed to measure the CDS continuously, at the same time as it is performing its trans-cap measurements on the 2DCTS. Hence the measurement frame rate is identical to that of the touch system and time correlation of the 2 types of measurement is guaranteed by design.

The aXiom press sensing system, uses a patented CDS that has a very wide mechanical operating range and hence can absorb large assembly tolerance variation between production units, whilst maintaining excellent press sensitivity.

To ease production testing of systems equipped with press sensing, each connected AUX channel requires an accurate reference capacitor connected between it and SHIELDAUX. This allows precise and absolute measurement of the CDS's capacitance at run-time. This facility can be used as part of a design-time characterization/calibration of the mechanical displacement vs. the CDS's capacitance. Using this calibration table, the AX54A-3D can be used to estimate the mechanical gap of any assembled unit, to allow a production time check that it is within tolerance. It is important to stress that having such a wide operating window, coupled with the ability to check any unit's assembly tolerance, means that there is no need to individually calibrate each unit during production.

For further information on press sensing applications, see TNxAN00039 aXiom Touch Controller Press Sensing.



6.6 Pre-contact Sensing (3D Prox and Hover)

In order to sense a target before it makes physical contact with a capacitive touch sensor, it requires the ability to sense extremely small changes in capacitance. A *normal* contact target (a touch) will typically cause a change in trans-capacitance of 10's to 100's of Femto Farads (1fF = 10^{-15} F). A *pre-contact* target, on the other hand, will cause a change in capacitance that is closer to 100's of Atto Farads ($1aF=10^{-18}F$). Clearly, high measurement SNR is key to being able to detect such targets.

Competing pre-contact solutions use extra sensing electrodes positioned around the outside edge of the 2DCTS. While this allows good detection range while hovering over, or close to the electrodes, the zone in the middle of the 2DCTS is far enough away to suffer a large drop in signal, making the center zone less sensitive ¹⁶. The 2DCTS itself also acts as a heavy load on the extra electrodes, causing substantial parasitic capacitance on them, making the measurement system work even harder to detect small changes.

In contrast, the AX54A-3D can sense and report an approximate XY position for a pre-contact target without the use of additional electrodes. It can do this because it can achieve a hardware measurement SNR of over 80dB, or 1 part in 10000. When combined with firmware DSP techniques, it can sense a pre-contact target **above the 2DCTS** at a distance of over 100mm ("Prox") and start to resolve its XY position at over 50mm ("Hover"). This is achieved without needing extra sense electrodes, and hence no extra edge margin is consumed around the outside edge of the touch panel.




Figure 6.6-1: Sensing a Target Before Contact With The CTS

To further simplify the use of this feature, pre-contact targets are reported in exactly the same way as contact targets, but they have a flag to identify them as pre-contact together with a confidence factor, to give an indication of how far away (or weak) the pre-contact target is. This allows the host to qualify the use of the XY coordinates and take appropriate action based on the certainty of the report. Once a target makes contact with the 2DCTS, the AX54A-3D automatically reverts to a conventional touch mode, tags each detected target as a contact type and replaces the confidence factor with the force value detected from the CDS (if used) ¹⁷.

Doc: TNxD00366 Pg: 26 of 52 Rev: B3

¹⁶Exactly the zone that requires the greatest sensitivity.

¹⁷The system can detect and report a single pre-contact target, or multiple contact targets but not both at the same time.



6.7 EMC Features

One of the toughest challenges faced by capacitive touch sensors, is that of achieving high electrical noise immunity to conducted interference. The reason is simple: in most typical electronic systems we only need to worry about noise on the power supplies relative to our own GND (0V), which is local to the system. Excess noise can always be filtered out. In a capacitive touch system, part of the sensing current travels via a capacitively coupled route, through the touching finger and back to the controller via a 3rd terminal; earth. So noise that is common to power and GND relative to earth, will appear in the capacitive measurement when, and only when, a touch is applied. In some compliance tests, this immunity aspect is checked by injecting a common mode signal and sweeping it from 150KHz to 80MHz, 80% amplitude modulated. This causes a voltage disturbance of nearly 50V peak-to-peak with respect to earth 18! Noise of this type is encountered in many industrial, medical and automotive environments, caused by switch mode power supplies, inductive coupling between equipment cables etc. Clearly, because the noise is "earth referred" there is no obvious conventional way to filter it.




Figure 6.7-1: Example Common Mode Noise From "Other" Equipment

The nature ¹⁹ of a typical 2DCTS is that capacitance measurements at a frequency between 50 and 500KHz tend to be optimal. Clearly this frequency range overlaps the test band mentioned above; injecting noise at or near the measurement frequency will directly affect the measurement. In order to counter this, the AX54A-3D is frequency agile, being able to move its measurement frequency at will. This is known as frequency hopping and is a well understood method for avoiding interference in many aspects of electronics and radio communications²⁰. The AX54A-3D uses a very narrow bandwidth to measure capacitance. This has the great advantage that in a congested spectrum with narrow quiet gaps, it is still possible to re-locate the acquisition frequency to affect low noise measurements. Many competing touch devices use an integration technique, employing an integrator with a sampled input. This gives rise to an extremely wide and complex reception spectrum²¹, making it hard to hop away from interference. A second advantage that narrow band demodulation offers, is that it is possible to very accurately measure the amount of external noise present at any moment; the AX54A-3D does this continuously each frame and hence it can react instantly if noise suddenly appears in the system. Competing systems can sometimes be fooled into thinking that there is zero noise, when certain noise frequencies are injected, and hence their measurements fail when no preventative steps are taken to frequency hop. The AX54A-3D can never be fooled in this way. The AX54A-3D also sets new standards in its ability to maintain several internal operating points, allowing it to hop quickly and seamlessly between frequencies.

Doc: TNxD00366 Pg: 27 of 52 Rev: B3

¹⁸e.g. EN61000-4-6 Testing and measurement techniques - Immunity to conducted disturbances, induced by radio-frequency fields: Level 3.

¹⁹i.e. its -3dB frequency response.

²⁰Invented c. 1942 for guided torpedo anti-jamming.

²¹the sampling window imposes a $\frac{sin(x)}{x}$ frequency response characteristic which is full of slowly reducing lobes and few, very narrow gaps to hop to.





To further protect the AX54A-3D against EMI, the signal path in the analogue front end, uses techniques to avoid its amplifiers from over-ranging in the presence of very high levels of interference. Even when such counter measures are employed, the touch report stability is still industry leading, thanks to the high SNR of the acquisition engine.

So far we have talked only about immunity to interference, but in some applications, emissions are just as big an issue. The AX54A-3D drives the CDS with a pure 1.25V amplitude sinusoidal waveform at a single frequency. Compare this to many competing devices that drive the sensor using a square wave at up to 30V peak-to-peak, leading to problems when trying to pass emissions certification.



6.8 Water Suppression

The AX54A-3D employs a unique architecture that allows it to make two types of measurement during the same frame: i) trans-cap (as already discussed) and ii) a second measurement type called *absolute capacitance* or *abs-cap*. Abs-cap measures the total capacitance of an electrode, rather than the coupling capacitance to another electrode. When abs-cap measurements are taken, they are done concurrently on a whole group of electrodes. This means that multiple electrodes are driven with near identical waveforms and hence the coupling capacitance from neighbour to neighbour is virtually neutralized; only the total capacitance of each electrode to GND+earth is sensed. This has the useful side-effect that water puddles, laying on the CTS lens surface that bridge between/across electrodes, become almost invisible from a capacitance point of view. Trans-cap measurements, on the other hand, will see normal touches and water puddles as almost identical. By making two types of measurement, the AX54A-3D can discriminate between such contacts and hence can offer a great improvement in *waterproofing* the overall touch solution.²²




Figure 6.8-1: Different Behaviors With Abs-cap and Trans-cap Measurements With Water and Touch

Doc: TNxD00366 Pg: 29 of 52 Rev: B3

 $^{^{22}}$ These effects have been well known since the late 90's but implementation of dual measurement-mode controllers only became popular with the growth of mobile devices.



Abs-cap measurements come with their own set of challenges, mainly caused by the fact that the change in capacitance with touch, is a much smaller proportion of the electrode's *baseline capacitance* than it is with trans-cap²³. This leads to a requirement for even greater measurement SNR. There are ways to mitigate some of the extra capacitive loading on the electrodes, particularly those that live at the edges of the CTS, that would normally be exposed large areas of GNDed conductor (e.g. other traces, ESD rings etc). See **Appendix B References** for links to application notes that cover this topic in more detail.

During a frame, the AX54A-3D typically measures a 2DCTS in trans-cap mode across many sub-frame time slots (See **6.1 Sensing Overview**). Additionally, it will use multiple slots to measure the CTS in abs-cap mode. TouchHub software can create a configuration file that will schedule all of these measurements automatically.

Doc: TNxD00366 Pg: 30 of 52 Rev: B3

²³i.e. the touch delta percent is smaller because the baseline capacitiance is so much higher (perhaps 10 to 100 times that of a trans-cap node).



6.9 Sensor Compatibility

The wide measurement range of aXiom devices means they can operate with most sensor styles and constructions. For further details refer to **TNxAN00042 aXiom Touch Controller Sensor Compatibility**.

6.10 Sensor Protection

Touch sensors are fabricated using a range of materials, some of which are extremely stable and some of which are not. Indium Tin Oxide (ITO), for example, commonly used to make the sensor's electrodes, is a ceramic conductor²⁴ that is remarkably robust to environmental damage caused by high temperature and humidity. It is very common to leave ITO exposed to the environment, even in harsh conditions²⁵. Other materials, notably the Silver commonly used to form the edge wiring on sensors, is a very different proposition when exposed to such conditions and when it is also supporting a voltage difference to a neighboring conductor. In these conditions, an effect known as Electro-Migration can occur over time, that forms small conductive "dendrites" between traces that eventually short circuit the touch sensor channels and cause premature failure. This is true for sensors that are fabricated on glass or plastic substrates. A common requirement in industrial and automotive environments, is to achieve a 504 hour operating life when exposed to 60°C and 90% relative humidity. This requirement sounds easy enough and indeed, many claim that their sensor / controller combination can pass this test. The reality is that the test is often conducted like a "storage" test with no power applied during the environmental exposure. This is not the same test! It is the application of power, and hence voltage, that causes the Electro-Migration. The rate of migration depends on many factors including the voltage differential between traces.

For this reason the AX54A-3D takes two special precautions:

- 1. It uses a very small drive amplitude of 1.25V (2.5V pk-pk) to measure the capacitance. Compare this to controllers that use 10 to 30V to drive the sensor.
- 2. It also biases all inactive electrodes in such a way that, all active drive voltages swing symmetrically either side of this bias; this has the effect of further slowing migration as the net DC level is approximately zero²⁶. Compare this to controllers that bias inactive electrodes to GND and drive with a pulsed 30V waveform.

Further discussion of these effects are beyond the scope of this document, but further information can be found in **Appendix B References**.

²⁶Refered to as a DC neutral drive.

Doc: TNxD00366 Pg: 31 of 52 Rev: B3

 $^{^{24}}$ lt can also be classed as an alloy depending on its exact composition.

 $^{^{25}}$ Noting that standing water or other contaminants can etch ITO if they are acidic in nature.



7 Host Interfaces

7.1 Available Interfaces

The AX54A-3D offers three ways to communicate with the host;

- 1. A slave I²C interface consisting of the following pins (taking the name **before** the first "/"): (**SLVSDA** / **SCK** / **RX**), (**SLVSCL** / **nSS** / **TX**) and an interrupt (**SLVnIRQ** / **LINen**). Rates up to 400KHz are supported.
- A slave SPI interface consisting of the following pins (taking the name after the first "/"): (SLVI2CADDRSEL / MOSI), (nSLVI2C / MISO), (SLVSDA / SCK / RX), (SLVSCL / nSS / TX) and an interrupt (SLVnIRQ / LINen). Rates up to 4MHz are supported.
- 3. A LIN slave UART interface consisting of the following pins (taking the name after the second "/"): (SLVSDA / SCK / RX), (SLVSCL / nSS / TX) and an optional use of (SLVnIRQ / LINen) (taking the name after the "/") to control an external transceiver's enable input. Rates up to 20KBaud are supported.

7.2 Mode Selection

Two pins control which host interface is selected: **nSLVI2C / MISO** and **SLVI2CADDRSEL / MOSI**. The two pins are sampled as the device starts up (from a power on, or reset event). Note that the **nSLVI2C / MISO** pin includes a weak pull-up that must be overridden either by tying it to GND (for I²C mode) or by **pulling up** with a supplemental resistor to VDDI (for SPI mode)²⁷ (see **4.9 nSLVI2C / MISO**).




Figure 7.2-1: Communication Mode Selection

Doc: TNxD00366 Pg: 32 of 52 Rev: B3

 $^{^{27}}$ In SPI mode the pin changes to become an output and hence must **not** be pulled up by tying directly to VDDI.



7.3 Slave I²C Mode

7.3.1 Slave Address Selection

Two different Slave I^2C addresses can be selected with the **SLV12CADDRSEL / MOSI** pin. The pin is sampled as the device starts up (from a power-on, or reset event):

SLVI2CADDRSEL / MOSI level	Slave I ² C Address (7-bit hex)
low	0x66
high	0x67

Table 7.3.1-1: Slave I²C Address Selection

See 4.8 SLVI2CADDRSEL / MOSI for notes on terminating this pin.

7.3.2 Connections




Figure 7.3.2-1: Slave I²C Connections

7.3.3 I²C Protocol

The communications protocol used to access configuration registers in the device and to receive event reports from the device, can be found in **TNxAN00035 aXiom Touch Controller Comms Protocol**. Real-time report collection from the device over the I^2C interface has been optimized to work in an interrupt driven mode rather than being polled.

Doc: TNxD00366 Pg: 33 of 52 Rev: B3



7.4 Slave SPI Mode

7.4.1 Device Selection

In order to communicate with the device the **SLVSCL** / **nSS** / **TX** pin must be asserted low for (at least) the duration of the communication. It is OK to permanently connect **SLVSCL** / **nSS** / **TX** to GND when in SPI mode, if the AX54A-3D is the only device on the SPI bus.

7.4.2 Connections




Figure 7.4.2-1: Slave SPI Connections

7.4.3 SPI Protocol

The SPI interface operates in Mode 0^{28} . The communications protocol used to access configuration registers in the device and to receive event reports from the device, can be found in **TNxAN00035 aXiom Touch Controller Comms Protocol**. Real-time report collection from the device over the SPI interface has been optimized to work in an interrupt driven mode rather than being polled.

7.5 Slave LIN Mode

7.5.1 Connections




Figure 7.5.1-1: Slave LIN Connections

Doc: TNxD00366 Pg: 34 of 52 Rev: B3

²⁸Clock Polarity:0, Clock Phase:0, Clock Edge:1 (Clock idles at 0, and uses rising edge to sample data, and uses falling edge to shift data).



8 Haptics

In order to provide physical sensation feedback to a user who is touching and-or pressing on a surface, the AX54A-3D offers a mechanism to trigger a 3rd party Haptic driver device. To qualify when a Haptic effect should be played, the following events can be used to generate the overall trigger:

- Touch position.
- Touch movement.
- Applied force (rising).
- Applied force (falling).




Figure 8-1: Master I²C Connections to 3rd Party Device(s)

The qualification by touch position is controlled using an array of configurable hot-spots over the 2D surface. Each hot-spot can be switched on and off efficiently, allowing the host to change UI screens (and selected hot-spots) smoothly. Hot-spot definition is sufficiently fine-grained to allow rectangular closed-form regions to be defined. Each hot-spot can be triggered based on a number of criteria and can also trigger a specific effect using the Master Comms interface. Additionally, hot-spots can be tagged in groups to allow their XY positions to be globally offset, allowing grouped hot-spots to be scrolled in synchronism with a UI.

aXiom can use the Master Comms port in one of 3 modes to trigger the playback of an effect:

- 1. In Master GPIO mode; driving a set of 4 output pins to control an actuator. (normally via an amplifier such as an H-Bridge driver).
- 2. In Master I²C mode²⁹; using the Master I²C interface to send commands to trigger a 3rd party actuator device.
- 3. In Master SPI mode³⁰; using the Master SPI interface to send commands to trigger a 3rd party actuator device.

The first method is limited in that it only allows simple effects to be triggered. The second and third methods are much more flexible, as they can transmit a sequence of commands to a device that both define and trigger the effect. A typical example of such a 3^{rd} party actuator device is the Texas Instruments TM DRV2605. This can be connected to the Master Comms port I^2 C interface of the AX54A-3D and a series of I^2 C macro commands can be defined in the device configuration, to achieve various effects. As part of the I^2 C sequence, dynamic data can be sent to the device from the AX54A-3D such as X, Y, touch number, force value, effect etc.

For further details see TNxAN00036 aXiom Touch Controller Haptics Drive.

Doc: TNxD00366 Pg: 35 of 52 Rev: B3

 $^{^{29}}$ Noting that this is not related in any way to the **Host** Interface I^2 C Mode.

³⁰Noting that this is not related in any way to the **Host** Interface SPI Mode.



9 Programming Model

aXiom devices use a register interface called *Touch Controller Protocol*, or TCP, which defines each and every register in the device, how they are organized and accessed. TCP covers configuration and tuning registers, as well as general status and information registers. For the transport of "live" data, TCP also describes a reporting scheme; this is particularly important for host device drivers, because it is the mechanism by which the device sends real-time touch information to the host.

While all aXiom devices use TCP, the exact set of registers and features offered by a specific device do vary. Hence, this general document does not present a detailed programming interface. Instead, you are directed to TNxAN00050 aXiom AX54A Touch Controller Programmer's Guide.

The runtime firmware in aXiom devices is field upgradable using a command and register interface called "Bootloader Protocol" or BLP, details of which can be found in **TNxAN00043 aXiom Touch Controller Bootloader**.

Doc: TNxD00366 Pg: 36 of 52 Rev: B3



10 Device Characteristics

All quoted ranges are at an operating ambient temperature of 25°C unless otherwise stated.

10.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 10.1-1 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these, or any other conditions beyond those indicated in 10.2 Operational Ratings is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Symbol	Parameter	Min	Max	Units
VDDA	Analogue supply	-0.3	4	V
VDDI	I/O supply	-0.3	4	V
V_{pc}	Voltage applied to any CMOS pin	-0.5	VDDI+0.5	V
I _{pc}	Maximum source/sink current for any CMOS pin	-25	25	mA
V_{pa}	Voltage applied to any Analogue pin	-0.5	VDDA+0.5	V
I _{pa}	Maximum source/sink current for any Analogue pin -25		25	mA
T _S	Storage temperature (non operating)	-65	125	°C
T_J	Junction temperature (operating)		150	°C
ESD _{hbm}	ESD rating, human body model ³¹		2000	V
ESD _{cdm}	ESD rating, charged device model ³¹		750	V

Table 10.1-1: Absolute Maximum Ratings

Doc: TNxD00366 Pg: 37 of 52 Rev: B3

³¹Discharge direct to device pins. Discharge rating to the sensor/lens in a system is application specific but is typically far higher than this device rating.



10.2 Operational Ratings

10.2.1 Operating Conditions

Symbol	Parameter	Range	Units
T _A	Ambient temperature ³²	-40 to +105	°C
RH _A	Ambient relative humidity (non-condensing)	10 to 90	%RH

Table 10.2.1-1: Operating Conditions

10.2.2 Power Requirements

Symbol	Parameter	Range ³³	Units
VDDA	Analogue supply	2.97 to 3.63	V
VDDI	I/O supply	1.62 to 3.63	V
IDDA	Active analogue supply current (average over frame)	120 to 155	mA
IDDI	I/O supply current (average over frame)	0.005 to 5 (tbc)	mA
N _{VDDA}	Allowable peak-to-peak noise and ripple on analogue supply	85	mV
N _{VDDI}	Allowable peak-to-peak noise and ripple on I/O supply	200	mV

Table 10.2.2-1: Power Requirements

Note that IDDA varies depending on the device's configuration, which defines the measurement types and durations that are performed. For host power supply sizing and thermal calculations, the maximum stated value should be used as an average, with an allowance for +/-25% current variation away from the average during a measurement frame. The chosen regulator must be able to cope with this transient current behaviour.

Also note that IDDI varies significantly depending on the amount of IO activity, but is generally far smaller than IDDA. As noted in **4 Pin Descriptions** VDDA and VDDI are commonly shared and so this current should be added to the overall supply current budget.

10.2.3 Power Sequencing

There are no power sequencing requirements for the application or removal of (or between) VDDA and VDDI. Internal brown-out detection will prevent the device from operating, until both VDDA and VDDC (internal) are properly established. VDDI is not level checked as it does not directly impact the internal operation of the device³⁴.

CMOS I/O pins should never exceed the limitations stated in Table 10.1-1 (Vpc and Vpa) during power up, operation or power down.

10.2.4 Startup Time

From the rising edge of **nRESET** (or when **VDDA** rises above approx. 2V) to the falling edge of **nIRQ**³⁵: < **110ms** typical. At this point the device is fully operational.

10.2.5 Reduced Power Mode

To conserve power during periods of low activity, the device can be configured to enter³⁶ a Reduced Power Mode (RPM). This trades off first detection latency (from RPM) against power consumption. Typical

Doc: TNxD00366 Pg: 38 of 52 Rev: B3

 $^{^{32}}$ Subject to appropriate PCB design.

³³Treat these values as bounding limits.

³⁴...but clearly VDDI needs to be correctly established in order to communicate with the device.

 $^{^{35}}$ The first interrupt is created by a "hello" System Manager report to the host.

³⁶Either automatically or by command.





power reductions of 2 to 6x are possible, as the RPM measurement rate is reduced. For further details refer to TNxAN00061 aXiom Touch Controller Reduced Power Mode.



10.2.6 CMOS I/O Characteristics

Symbol	Parameter	Range	Units
V _{IL}	Logic low input @ 3.3V VDDI	-0.3 to 0.8	V
V_{IH}	Logic high input @ 3.3V VDDI	2.0 to 3.6	V
V_{OL}	Logic low output @ 3.3V VDDI, 2mA sink	0.4 max	V
V _{OH}	Logic high output @ 3.3V VDDI, 2mA source	2.4 min	V
R _{WPU}	Weak pull up resistance @ 3.3V VDDI (where applicable)	34 - 74	Kohms
V_{IL}	Logic low input @ 1.8V VDDI	-0.3 to 0.63	V
V_{IH}	Logic high input @ 1.8V VDDI	1.2 to 3.6	V
V_{OL}	Logic low output @ 1.8V VDDI, 2mA sink	0.45 max	V
V _{OH}	Logic high output @ 1.8V VDDI, 2mA source	VDDI, 2mA 1.35 min	
R _{WPU}	Weak pull up resistance @ 1.8V VDDI 69 - 201		Kohms
I _{IL}	Input leakage current	±1 max	uA

Table 10.2.6-1: CMOS I/O Characteristics



10.2.7 Slave I²C Characteristics

The AX54A-3D implements a Slave I^2C interface that is compliant with industry standards. It supports both Standard-mode (100KHz) and Fast-mode (400KHz). Addressing is 7-bit. Clock stretching support by the host is required.

Bus timings are as per UM10204 I^2 C-bus specification and user manual Rev. 6 — 4 April 2014. The general form of an I^2 C transaction is shown below. Additional I/O and timing parameters can be found in the aforementioned document in Table 9 and Table 10.




Figure 10.2.7-1: Typical I²C Transaction and Parameters

Symbol	Parameter	Min	Max	Units
T _{hd;sta}	T _{hd:sta} Start bit hold time		-	ns
T _{high}	Clock high period	600	-	ns
T_{low}	Clock low period	1300	-	ns
T _{su;dat}	Data setup time	100	-	ns
T _{hd;dat}	Data hold time	0	-	ns
T _{cstr}	Maximum clock stretch by slave	-	5	us
T _{su;sto}	Stop bit setup time	600	-	ns
T _{bu}	Bus free time between stop and start	1300	-	ns

Table 10.2.7-1: Timings



10.2.8 Slave SPI Characteristics

The AX54A-3D implements a Slave SPI interface that is compliant with industry standards. It supports Mode 0 communication at up to 4MHz. The most significant bits of 8-bit data fields are exchanged first.




Figure 10.2.8-1: Typical SPI Transaction and Parameters

Symbol	pol Parameter		Max	Units
T _{hiz;ss} nSS transition to MISO transition to/from HiZ		-	20	ns
T_{dsu}	Data setup time (MOSI to SCK)	20	-	ns
T_{dhd}	Data hold time (SCK to MISO)	50	-	ns
T _{sckhi}	SCK high period ³⁷	100	-	ns
T_{scklo}	SCK low period ³⁸	100	-	ns
T _{recovery}	Slave recovery time, ready for next transfer ³⁹	-	45	us

Table 10.2.8-1: Timings

Doc: TNxD00366 Pg: 42 of 52 Rev: B3

 $^{^{37}}$ Subject to maximum SCK frequency of 4MHz.

³⁸Subject to maximum SCK frequency of 4MHz.

³⁹The host must ensure that it does not violate this recovery time by ensuring that transfers are spaced apart sufficiently to let the slave prepare for the next transfer. Violating this timing will result in undefined Slave behaviour, possibly lasting beyond the initial violated transfer.



10.2.9 Master I²C Characteristics

The Master I^2C interface implemented in the AX54A-3D is intended for communication with one or more 3rd party slave devices. The characteristics of the interface are identical to those of the Slave I^2C interface. See 10.2.7 Slave I^2C Characteristics for details. The Master I^2C interface supports clock stretching by a connected slave.



10.2.10 Capacitance Ranges and Drive Limits

Symbol	Symbol Parameter		Recommended min	Recommended max	Absolute max	Units
F _{EXC}	Excitation frequency	50	100	500	1000	KHz
V _{EXC-TRANS}	Trans Cap excitation voltage pk-to-pk (centered around VDDA/2)	0	2.5	2.5	VDDA-0.6	V
V _{EXC-ABS}	Abs cap excitation voltage pk-to-pk (centered around VDDA/2)	0	2.4	2.4	VDDA-0.9	V
C _{SHIELD2DCTS}	Total capacitance to GND on SHIELD2DCTS	-	-	-	20	nF
C _{SHIELDAUX}	Total capacitance to GND on SHIELDAUX	-	-	-	20	nF
C _{ABCD-TRANS}	Total Trans Capacitance load on only A, B, C, D or E pin		1.25	2.5	5	рF
C _{ABCD-ABS}	Total Abs Capacitance to GND on only A, B, C, D or E pin	20	-	200	500	рF
C _{AUX-ABS}	Total Abs Capacitance to GND on only AUX pin	20	-	-	1000	рF

Table 10.2.10-1: Capacitance Ranges and Drive Limits

Note that F_{EXC} , $V_{EXC-TRANS}$, $V_{EXC-ABS}$ can be directly controlled via the device's configuration registers, so ensuring that the limits are met by tuning. The capacitance limits relate to external factors arising from the attached sensor and associated tracking.

Symbol	Parameter	Value	Tolerance	Dielectric	Units
C _{CALCAP}	CALCAP reference capacitors	220	1%	NP0 / C0G	рF

Table 10.2.10-2: CALCAP Requirements

Doc: TNxD00366 Pg: 44 of 52 Rev: B3



10.2.11 Non-volatile Memory Characteristics

Symbol	Parameter	Range	Units
N _{EC}	Number of erase cycles	10000	cycles
t _{DR}	Data retention @ 85°C T _A	10	years
EDAC	Error detection and correction	Detect and correct all 1-bit errors Detect all 2-bit errors	-

Table 10.2.11-1: Non-volatile Memory Characteristics



10.2.12 Device BIST Capabilities

- RAM self tests.
- NVM EDAC (see 10.2.11 Non-volatile Memory Characteristics).
- Code execution protection using Watchdog Timer clocked by separate internal oscillator.
- Checksum over NVM.
- Checksum over volatile configuration.
- Checksum over non-volatile configuration.
- Out of range VDDA detection.
- Out of range Acquistion Engine reference capacitor checks.
- Interrupt pin test.
- Cross-check main CPU and RTC/watchdog oscillators against each other.
- Configurable "Heartbeat" report to host allows BIST trigger (limited range) and live status plus, a cross check of the timing period/CPU main oscillator rate.

10.2.13 Sensor BIST Capabilities

- All sense channels allow detection of CTS and CDS impedance leakage of up to 200K? to any net.
 - Test can be triggered by host command and optionally run at device boot-up.
- Detection of opens on CTS and CDS electrode channel by configurable signal limits.
 - Test can be triggered by host command and also run periodically using Heartbeat tick.
- Separate signal limit tests for Trans Cap, Abs Cap and AUX.
- Separate test limits for the middle, edges and corners of a CTS (Trans Cap mode) to improve fault coverage.

Doc: TNxD00366 Pg: 46 of 52 Rev: B3



10.2.14 2D CTS Diagonal Size Range Guide




Figure 10.2.14-1: 2D CTS Diagonal Size Range Guide



Appendix A Package Drawings

A.1 QFN88-10100904




Figure A.1-1: QFN88 10x10x0.9x0.4 Package Drawing

Doc: TNxD00366 Pg: 48 of 52 Rev: B3



A.1.1 Layout and Routing Considerations for VDDA tracks

To maximize SNR performance special care must be taken when laying out VDDA power traces.

The maximum tolerated voltage drop between VDDA pins varies. The table below should be used for estimation of device current consumption into each VDDA pin to allow estimation of the voltage drops in your PCB layout (the IR voltage drop). You must then check that they are within the allowed range as listed below.

	Pin	Туре	Max Current (mA)	ΔV
	23	VDDA	30	<2mV Δ V between these pins
Ī	88	VDDA	30	ZITTV AV Detween mese pins
ſ	40	VDDA	5	<5mV Δ V from other VDDA power pins
	64	VDDA	100	<5mV Δ V from other VDDA power pins

The images provided are for general guidance. Gerber files for reference designs can be provided by TouchNetix on demand.

Please note: any reference material provided shall be taken as guidance only. PCB designers must ensure to run power/current analysis on their designs to make sure they are compliant with the requirements outlined above.




Figure A.1.1-1: C-shaped power routing, balanced amongst all VDDA pins. Using AX198A as reference, guidance can be applied to this device.




Figure A.1.1-2: Note the use of the widest possible tracking and multiple vias for all VDD tracks. Using AX198A as reference, guidance can be applied to this device.

Doc: TNxD00366 Pg: 49 of 52 Rev: B3



Appendix B References

TNxAN00035 aXiom Touch Controller Comms Protocol.

TNxAN00036 aXiom Touch Controller Haptics Drive.

TNxAN00037 aXiom Touch Controller Sensor Channel Routing.

TNxAN00039 aXiom Touch Controller Press Sensing.

TNxAN00041 aXiom Touch Controller 3D Prox and Hover.

TNxAN00042 aXiom Touch Controller Sensor Compatibility.

TNxAN00043 aXiom Touch Controller Bootloader.

TNxAN00075 aXiom Touch Controller AX54A EVK Quick Start Guide.

TNxAN00045 aXiom Touch Controller Comms Quick Start Guide.

TNxAN00046 aXiom Touch Controller Multi Press Demo Guide.

TNxAN00047 aXiom Touch Controller Sensor Testing.

TNxAN00048 aXiom Touch Controller EMC Report.

TNxAN00051 aXiom Driver Guide.

TNxAN00052 aXiom Project Flow.

TNxAN00053 aXiom Touch Controller 3D Gestures.

TNxAN00054 aXiom Touch Controller Dial On Display.

TNxAN00055 aXiom Dial On Display Quick Start.

TNxAN00056 aXiom Self Test.

TNxAN00059 aXiom Auto Tune.

TNxAN00061 aXiom Touch Controller Reduced Power Mode.

TNxAN00062 aXiom 3D HID Digitizer Support.

TNxAN00063 TouchHub2 Setup Guide.

TNxAN00066 aXiom Tuning Guide.

TNxAN00067 aXiom Production Test Development Guide.

TNxAN00069 aXiom AUX Temperature Compensation.

TNxAN00070 TouchNetix Sensor Designer for aXiom Users Guide.

TNxAN00050 aXiom AX54A Touch Controller Programmer's Guide.

Release of the above documents may require execution of a specific NDA.



Appendix C Legal Copyright and Disclaimer

This document is Copyright (c) 2022 TouchNetix Ltd.

The device described in this datasheet (or application note) is covered by one or more UK and corresponding international patents or patents pending.

TouchNetix®, TouchNetix loap axiom® and axiom loap and combinations thereof, and others are registered trademarks or trademarks of TouchNetix Ltd in the UK and other countries DISCLAIMER: The information in this document is provided solely in connection with TouchNetix products. No license, express or implied to any intellectual property right is granted through this document or in connection with the sale of any TouchNetix products. EXCEPT AS SET FORTH IN THE TOUCHNETIX TERMS AND CON-DITIONS OF SALE WHICH ARE AVAILABLE ON REQUEST, TOUCHNETIX ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUD-ING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTY OF MERCHANTABILITY, ANY FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL TOUCHNETIX BE LIABLE FOR ANY DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF THE POSSIBILITY OF SUCH DAMAGES HAS BEEN COMMUNICATED TO TOUCHNETIX. TouchNetix does not makes any representations or warranties with respect to the accuracy or completeness of the contents of this document and always reserves the right to make changes to product specifications and descriptions at any time without notice, although without specific commitment to do so. Unless specifically agreed in advance, TouchNetix products are not suitable for, and shall not be used in, automotive applications. TouchNetix products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. MISSION or SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: TouchNetix products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without the specific written consent of an authorised Director of TouchNetix Ltd. Safety-Critical Applications include, without limitation, systems or devices which are designed to support life. TouchNetix products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by TouchNetix as being of a suitable grade. TouchNetix products are not designed nor intended for use in automotive applications unless specifically designated by TouchNetix as automotive-grade. It is the duty of the designer using the product(s) described in this document to ensure that they are suitable for the intended application and that the performance of the TouchNetix product has been thoroughly verified and qualified in all expected operating conditions and environments.



Appendix D Document History

Revision	Date	Change summary
A1	06/07/2020	Preliminary release
A2	23/07/2020	Change connection advice for unused sense pins
A3	10/08/2020	Correct SLVnIRQ pin type. Add timing data for I2C and SPI
A4	03/09/2020	Correct device name from AX52A to AX54A. Add section about Dial on Display
A5	15/09/2020	Add ref schematic and update pin map to remove leading zeros in sense pin names
A6	10/11/2020	Add reference to LIN
A7	21/01/2021	Update ref. schematic and notes to add 1nF to SHIELD2DCTS. Update screen diagonals plot
A8	15/02/2021	Add notes about Reduced Power Mode, shipping tray details
A9	06/04/2021	Add tuning header in ref schematic
A10	14/06/2021	Add sensing architecture diagram
A11	19/11/2021	Add power requirements detail. Formatting clean ups
A12	28/02/2022	Updated ordering information.
A13	28/03/2022	Added VDDA layout considerations. Changed pin 56 from NC to GND.
B1	12/06/2022	Rename to 3D variant. Include AUXn reference caps.
B2	19/08/2022	Add more details for reference / cal caps.
B3	23/10/2022	Updated grammer and punctuation, updated pin table to superscript $\mbox{\rm I}^2\mbox{\rm C}$ entries.

Doc: TNxD00366 Pg: 52 of 52 Rev: B3